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Abstract 
This work describes a new conditional-sum 
addition rule for low power applications. This 
conditional sum adder is especially attractive for 
implementing high-speed arithmetic systems. The new 
conditional sum addition rule can reduce the internal 
nodes and multiplexer numbers of the adder design. 
Various supply voltages and circuit structures are used 
to implement the new conditional sum adders. It's 
shown that about 10% to 25% power-delay product is 
saved. 
I .  Introduction 
In recent years, power dissipation is becoming an 
important constraint not only is portable electronic 
systems but also for high integrated density. The 
increasing demand for high-speed battery-powered 
digital signal processing systems has increased the 
demand for high-speed low-power digital circuits and 
digital subsystems. The increased amount of data for 
high performance DSP system requires more efficient 
methods for processing the data as well as building 
faster architectures and low power dissipation to handle 
the data processing in real - t' me. 
Addition is the basic operation of the digital signal 
processing. It is shown that the conditional sum adder 
has a better power-delay product than other adders for 
high-speed applications [l], [7]. In this work a new 
conditional sum addition rule called the conditional 
carry addition rule is proposed. The improvement of 
the conditional sum adder can reduce the intemal nodes 
and multiplexer numbers of the adder design. Thus the 
new conditional cany adders have less parasitic 
capacitive load and hence have less power dissipation. 
The static CMOS logic circuit [6] and the CPL circuit 
[2], [5] are used to design the proposed new adder 
from 3.3V to 1.2V. 
structures. The simulated supply voltage is changed 
II . Adder Structure 
A. RippIe Carty Addition Rules 
The speed of digital arithmetic processor depends 
on the speed of the adders used in the system. As 
shown in Fig. 1, the ripple carry addition rule has the 
simplest adder structure. The shadow block is a one-bit 
addition. The arrows show the actual carriers generated 
and propagated between one-bit adders. It is clear that 
the total propagation delay of an n-bit ripple carry 
adder is linearly proportional to the length n of the 
adder. It has large delay time for large n. As shown in 
Fig. 4, the carry lookahead adder (CLA) can implement 
4-bit addition in a 4-bit CLA unit. Thus the carry ripple 
length of a n-bit adder is reduced to n14 of 4-bit CLA 
units. 
B. Conditional Sum Addition Rules 
As shown in Fig. 2, the conditional sum addition 
rules can overcome the cany propagation problem [3], 
[SI. It generates distant carriers and using these carriers 
to select the true sum outputs from two simultaneously 
generated provisional sums under different carry input 
conditions. Fig. 2 shows the 8-bit addition, where the 
arrows show the actual carries generated between 
sections. It is s,een that simultaneous additions are 
performed on all section independently. The addition 
process of a n-bit adder is completed in t steps, where 
t = riog nl. (1) 
C. Condition Carry Addition Rule 
An improvement of the conditional-sum addition 
rule called the condition carry addition rules is shown 
m Fig. 3. It also has no cany propagation problem. The 
generated distant carriers are used to select the true 
carry outputs fiom two simultaneously generated 
provisional carrier under different carry input 
conditions. The arrows show the actual carriers 
generated between sections. The simultaneous carry 
generations are performed on all section independently. 
The conditional carry addition of an 8-bit adder is 
completed in 3 steps. An extra XOR function of the 
C ,  and So is required to generate the final sum outputs, 
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the final addition results. 
13. Adder Structure 
The &bit conditional sum adder and the proposed 
%bit conditional cany adder are shown in Fig. 6 and 
Fig. 7, respectively, Fig. 7(a) is the condition carry 
adder structure. The carry outputs C, are generated by 
conditional cany unit. The XOR gates are used to 
execute the fmal addition outputs. As shown in Fig. 
7(b), the conditional carry unit i s  implemented by 2- 
input Mux. 
It is clew that the conditional carry unit processing 
fewer signals than the conditional sum adder during the 
three conditional carry select steps. Thus it can reduce 
the internal nodes and MUX numbers of the adder 
design and cause to reduce internal parasitic capacitive 
load. Thus the hardware, operation speed and power 
dissipation are improved. Table 1 shows the number of 
2-input MUX gate used to implement the n-bit 
conditional sum adder (CSA) and the proposed n-bit 
conditional carry adder (CCA). 
I 
Table 1. The multiplexer numbers comparison. 
E. Circuit Implementation 
The static CMOS circuit and the CPL circuit [2], 
are used to implement the n-bit conditional sum adder 
and conditional carry adder. The circuit schematic of 
the CPL as shown in Fig. 5, is taken to be the trend on 
low-power digital design because of the half 
capacitance thus saving 112 transient power than other 
than conventional CMOS digital circuits. Convention- 
ally, CPL utilizes a PMOS cross-coupled latch to 
regenerate signal form CPL logic tree and two static 
inverters are used to drive next stages. The Carry 
lookahead adders implemented by the static CMOS 
circuit are also given. 
IIT. Simulation Results 
The HSPICE simulations are based upon 0.5 um 
CMOS technology where the threshold voltages of the 
NMOS and PMOS transistors are 0.74V and -0.92V, 
respectively. The simulated average delay, power 
dissipation, and power-delay production of the 16-bit 
and 32-bit adders using the static CMOS logic circuit 
and the CPL circuit are shown in Table 2 to Table 7. 
The simulated supply voltages are various from 1.2V to 
3.3v. 
It is seen from the simulation results, that the 
proposed new conditional carry adders (CCA) have 
better power-delay performance than the conditional 
sum adders (CSA) and the carry lookahead adders 
(CLA). For high supply voltage (3.3V) applications, 
the static CMOS circuit shows the performance 
advantage than the CPL logic circuit. For low voltage 
(less than 2.0V) applications, the CPL circuits have 
better circuit performance. It also find that the CLA 
adder smcture has fewer power dissipation than the 
others. But it has long critical delay. 
N. Conclusion 
In this work, an improved conditional sum addition 
rule is used to design the new conditional cany adder 
for high speed and low power applications. Various 
supply voltages and circuit structures are used to 
implement the new conditional carry adder. The 
HSPICE simulation results show that about 10% to 
25% of power-delay product is saved of this new adder. 
The comparison and optimization of different logic 
circuits for various supply voltages are also shown for 
low power and high-speed applications. 
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Fig. 1. Ripple carry addition rule. 
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Fig. 2. Conditional sum addition rule. 
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Fig. 6. Conditional Sum Adder. 
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Fig. 3. Conditional cany addition rule. 
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Fig. 5. The CPL Circuit Diagram, 
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Fig. 7. 
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Table 2 
supply 
voltage 
Table 4 
new(CCA) I old(CSA) I CLA 
static I c p ~  I static I cpi I static 
Table 6 
Tsble 3 
3 2  1 2 3 5 5  1 2 2 8 0  1 2 9 1 4  1 2 4 3 7  I 2 4 5  
3 3  12531 ( 2 4 6 7  1 2 5 9 4  12648 I 2 6 7  
Table 5 
I 3 3 I 6896 1 91 20 I 87 56 I 10720 1 3850 1 
Table 7 
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